github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-15 17:50:00 +00:00
Code Issues Releases Wiki Activity
Files
9ad11ea2cc25f764bcd4e27dfc12c0f8041cb48a
YosysHQ.yosys/backends/verilog
History
Clifford Wolf 927f0caa9d Merge pull request #1203 from whitequark/write_verilog-zero-width-values 
write_verilog: dump zero width constants correctly
2019-07-18 15:31:27 +02:00
..
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
verilog_backend.cc
Merge pull request #1203 from whitequark/write_verilog-zero-width-values
2019-07-18 15:31:27 +02:00