clairexen 9bcde4d82b Merge pull request #2299 from zachjs/arg-loop ...

Avoid generating wires for function args which are constant

2020-07-26 21:34:55 +02:00

..

aiger

tests: aiger test for wire->start_offset != 0

2020-05-02 10:00:32 -07:00

arch

satgen: Add support for dffe, sdff, sdffe, sdffce cells.

2020-07-24 03:19:21 +02:00

asicworld

…

bram

…

errors

…

fsm

tests: fsm to use a randomly-generated seed

2020-04-24 14:31:33 -07:00

hana

…

liberty

dfflibmap: Refactor to use dfflegalize internally.

2020-07-09 18:51:03 +02:00

lut

…

memfile

Added 'set -e' into tests/memfile/run-test.sh

2020-02-06 10:45:40 -03:00

memories

…

opt

clk2fflogic: Support all FF types.

2020-07-24 03:19:48 +02:00

opt_share

…

proc

proc_clean: fix order of switch insertion.

2019-08-19 16:44:23 +00:00

realmath

…

rpc

rpc test: make frontend listen before launching yosys & introduce safeguard if yosys errors

2020-03-06 15:29:01 +01:00

sat

satgen: Add support for dffe, sdff, sdffe, sdffce cells.

2020-07-24 03:19:21 +02:00

select

Merge pull request #1949 from YosysHQ/eddie/select_blackbox

2020-04-22 15:35:05 -07:00

share

…

simple

Expand tests/simple/constmuldivmod.v

2020-05-28 22:59:04 +02:00

simple_abc9

abc9: test to use box file instead of auto

2020-05-14 10:33:56 -07:00

smv

…

sva

…

svinterfaces

…

svtypes

static cast: add tests

2020-06-19 17:40:38 -07:00

techmap

zinit: Refactor to use FfInitVals.

2020-07-24 11:22:31 +02:00

tools

…

unit

…

various

Avoid generating wires for function args which are constant

2020-07-24 21:18:24 -06:00

verilog

Merge pull request #2080 from YosysHQ/eddie/fix_test_warnings

2020-06-03 08:37:07 -07:00

vloghtb

…