github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-27 12:40:28 +00:00
Code Issues Releases Wiki Activity
Files
9dca024a30e5f6cfb06e1abb584ce1320fb81f16
YosysHQ.yosys/backends/intersynth
History
Clifford Wolf f4abc21d8a Add "whitebox" attribute, add "read_verilog -wb" 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2019-04-18 17:45:47 +02:00
..
intersynth.cc
Add "whitebox" attribute, add "read_verilog -wb"
2019-04-18 17:45:47 +02:00
Makefile.inc
Added intersynth backend
2013-03-23 10:58:14 +01:00