github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-05 23:55:43 +00:00
Code Issues Releases Wiki Activity
Files
9e937961dc026751f8961dfff12aa50411750070
YosysHQ.yosys/tests
History
clairexen 9e937961dc Merge pull request #2330 from antmicro/arrays-fix-multirange-access 
Fix unsupported subarray access detection
2020-09-17 18:21:53 +02:00
..
aiger
Add missing gitignores for test artifacts
2020-08-31 19:43:51 +02:00
arch
intel_alm: Add multiply signedness to cells
2020-08-26 22:50:16 +02:00
asicworld
Fix FIRRTL to Verilog process instance subfield assignment.
2019-02-25 16:18:13 -08:00
bram
…
errors
…
fsm
tests: fsm to use a randomly-generated seed
2020-04-24 14:31:33 -07:00
hana
…
liberty
dfflibmap: Refactor to use dfflegalize internally.
2020-07-09 18:51:03 +02:00
lut
Forgot to commit
2019-07-16 12:44:26 -07:00
memfile
Added 'set -e' into tests/memfile/run-test.sh
2020-02-06 10:45:40 -03:00
memories
memory_dff: Fix checking of feedback mux input when more than one mux
2019-07-02 13:35:50 +01:00
opt
Merge pull request #2344 from YosysHQ/mwk/opt_share-fixes
2020-08-20 16:24:53 +02:00
opt_share
Support various binary operators in opt_share
2019-08-04 19:06:38 +02:00
proc
proc_clean: fix order of switch insertion.
2019-08-19 16:44:23 +00:00
realmath
…
rpc
rpc test: make frontend listen before launching yosys & introduce safeguard if yosys errors
2020-03-06 15:29:01 +01:00
sat
satgen: Add support for dffe, sdff, sdffe, sdffce cells.
2020-07-24 03:19:21 +02:00
select
Merge pull request #1949 from YosysHQ/eddie/select_blackbox
2020-04-22 15:35:05 -07:00
share
…
simple
Module name scope support
2020-08-20 20:15:08 -04:00
simple_abc9
abc9: test to use box file instead of auto
2020-05-14 10:33:56 -07:00
smv
…
sva
Fix "verific -extnets" for more complex situations
2019-03-26 14:17:46 +01:00
svinterfaces
Fix typo in tests/svinterfaces/runone.sh
2019-05-03 14:40:51 +02:00
svtypes
Merge pull request #2330 from antmicro/arrays-fix-multirange-access
2020-09-17 18:21:53 +02:00
techmap
flatten, techmap: don't canonicalize tpl driven bits via sigmap.
2020-08-26 16:29:42 +00:00
tools
Replace opt_rmdff with opt_dff.
2020-08-07 13:21:03 +02:00
unit
…
various
Merge pull request #2352 from zachjs/const-func-localparam
2020-09-01 17:31:48 +02:00
verilog
Merge pull request #2080 from YosysHQ/eddie/fix_test_warnings
2020-06-03 08:37:07 -07:00
vloghtb
…