github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-07 17:11:19 +00:00
Code Issues Releases Wiki Activity
Files
a31c8a82be4ec98dbe58ce7efdde3a372b9767e0
YosysHQ.yosys/backends/verilog
History
Miodrag Milanovic c081c683a4 Give initial wire unique ID, fixes #2914
2021-11-17 12:19:06 +01:00
..
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
verilog_backend.cc
Give initial wire unique ID, fixes #2914
2021-11-17 12:19:06 +01:00