10 lines
126 B
Verilog
10 lines
126 B
Verilog
module tri_buf (a,b,enable);
|
|
input a;
|
|
output b;
|
|
input enable;
|
|
wire b;
|
|
|
|
assign b = (enable) ? a : 1'bz;
|
|
|
|
endmodule
|