github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-24 19:42:18 +00:00
Code Issues Releases Wiki Activity
YosysHQ.yosys/tests/hana/test_parse2synthtrans_module_basic0_test.v
Clifford Wolf 7764d0ba1d initial import
2013-01-05 11:13:26 +01:00

3 lines
23 B
Verilog
Raw Blame History

module test;
endmodule
Reference in New Issue View Git Blame Copy Permalink