1
0
mirror of synced 2026-01-22 10:41:43 +00:00
YosysHQ.yosys/tests/sat/sizebits.ys

3 lines
62 B
Plaintext

read_verilog -sv sizebits.sv
prep; sat -verify -prove-asserts