This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-04-05 06:11:11 +00:00
Code
Issues
Releases
Wiki
Activity
Files
a9baee4b24a2e2d854d96b9d38e53f3cc4e1262a
YosysHQ.yosys
/
techlibs
History
whitequark
d9fa4387c9
synth_ice40: add -noabc option, to use built-in LUT techmapping.
...
This should be combined with -relut to get sensible results.
2018-12-05 17:13:46 +00:00
..
achronix
…
anlogic
Leave only real black box cells
2018-12-02 11:57:50 +01:00
common
gate2lut: new techlib, for converting Yosys gates to FPGA LUTs.
2018-12-05 17:13:27 +00:00
coolrunner2
…
easic
…
ecp5
ecp5: Add 'fake' DCU parameters
2018-11-09 18:25:42 +00:00
gowin
Changes in GoWin synth commands and ALU primitive support
2018-12-03 20:08:35 -06:00
greenpak4
…
ice40
synth_ice40: add -noabc option, to use built-in LUT techmapping.
2018-12-05 17:13:46 +00:00
intel
Changes in GoWin synth commands and ALU primitive support
2018-12-03 20:08:35 -06:00
sf2
…
xilinx
Add support for Xilinx PS7 block
2018-11-10 12:45:07 -08:00
.gitignore
…
