github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-13 15:37:16 +00:00
Code Issues Releases Wiki Activity
YosysHQ.yosys/backends/verilog
History
Martin Povišer e7b21d2706 write_verilog: Use assign for $buf
2024-12-05 18:28:23 +01:00
..
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
verilog_backend.cc
write_verilog: Use assign for $buf
2024-12-05 18:28:23 +01:00