github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-08 23:40:56 +00:00
Code Issues Releases Wiki Activity
Files
ab40403d90e40273eb9cf77e65bb158398775dfc
YosysHQ.yosys/frontends/ast
History
Krystine Sherwin 32ce23458f read_verilog: Mark struct as custom type 
Being a custom type means that it will be resolved *before* (e.g.) a wire can use it as a type.
2025-05-26 12:19:33 +12:00
..
ast_binding.cc
Generate an RTLIL representation of bind constructs
2021-08-13 17:11:35 -06:00
ast_binding.h
Generate an RTLIL representation of bind constructs
2021-08-13 17:11:35 -06:00
ast.cc
Reduce comparisons of size_t and int
2024-11-29 12:53:29 +13:00
ast.h
mark all hash_into methods nodiscard
2025-01-14 12:39:15 +01:00
dpicall.cc
ast/dpicall: Stop using variable length array
2025-02-24 17:32:30 +01:00
genrtlil.cc
rtlil: enable single-bit vector wires
2025-05-12 13:23:29 +02:00
Makefile.inc
Generate an RTLIL representation of bind constructs
2021-08-13 17:11:35 -06:00
simplify.cc
read_verilog: Mark struct as custom type
2025-05-26 12:19:33 +12:00