This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-01-26 12:13:24 +00:00
Code
Issues
Releases
Wiki
Activity
Files
ab84c105c14bfca00a6b87828cb665b40740b35b
YosysHQ.yosys
/
backends
/
verilog
History
Catherine
d9a4a42389
write_verilog: don't
assign
to a
reg
.
...
Fixes
#2035
.
2024-04-03 13:06:45 +02:00
..
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
verilog_backend.cc
write_verilog: don't
assign
to a
reg
.
2024-04-03 13:06:45 +02:00