github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-01 22:52:40 +00:00
Code Issues Releases Wiki Activity
Files
abc40924ed5dc4aba91c7f1e83ca90f54e9eb455
YosysHQ.yosys/tests/aiger
History
Eddie Hung ebe29b6659 Use ABC to convert AIGER to Verilog, then sat against Yosys
2019-06-07 11:05:36 -07:00
..
.gitignore
Add tests/aiger/.gitignore
2019-04-19 14:04:12 +02:00
and_.aag
Add symbols to AIGER test inputs for ABC
2019-06-07 11:05:25 -07:00
and_.aig
Add symbols to AIGER test inputs for ABC
2019-06-07 11:05:25 -07:00
buffer.aag
Add symbols to AIGER test inputs for ABC
2019-06-07 11:05:25 -07:00
buffer.aig
Add symbols to AIGER test inputs for ABC
2019-06-07 11:05:25 -07:00
cnt1.aag
Add symbols to AIGER test inputs for ABC
2019-06-07 11:05:25 -07:00
cnt1.aig
Add symbols to AIGER test inputs for ABC
2019-06-07 11:05:25 -07:00
cnt1e.aag
Add symbols to AIGER test inputs for ABC
2019-06-07 11:05:25 -07:00
cnt1e.aig
Add symbols to AIGER test inputs for ABC
2019-06-07 11:05:25 -07:00
empty.aag
Rename ASCII tests
2019-02-06 12:20:36 -08:00
empty.aig
Add binary AIGs converted from AAG
2019-02-08 11:41:25 -08:00
false.aag
Add symbols to AIGER test inputs for ABC
2019-06-07 11:05:25 -07:00
false.aig
Add symbols to AIGER test inputs for ABC
2019-06-07 11:05:25 -07:00
halfadder.aag
Rename ASCII tests
2019-02-06 12:20:36 -08:00
halfadder.aig
Add binary AIGs converted from AAG
2019-02-08 11:41:25 -08:00
inverter.aag
Add symbols to AIGER test inputs for ABC
2019-06-07 11:05:25 -07:00
inverter.aig
Add symbols to AIGER test inputs for ABC
2019-06-07 11:05:25 -07:00
notcnt1.aag
Rename ASCII tests
2019-02-06 12:20:36 -08:00
notcnt1.aig
Add binary AIGs converted from AAG
2019-02-08 11:41:25 -08:00
notcnt1e.aag
Add symbols to AIGER test inputs for ABC
2019-06-07 11:05:25 -07:00
notcnt1e.aig
Add symbols to AIGER test inputs for ABC
2019-06-07 11:05:25 -07:00
or_.aag
Add symbols to AIGER test inputs for ABC
2019-06-07 11:05:25 -07:00
or_.aig
Add symbols to AIGER test inputs for ABC
2019-06-07 11:05:25 -07:00
run-test.sh
Use ABC to convert AIGER to Verilog, then sat against Yosys
2019-06-07 11:05:36 -07:00
toggle-re.aag
Rename ASCII tests
2019-02-06 12:20:36 -08:00
toggle-re.aig
Add binary AIGs converted from AAG
2019-02-08 11:41:25 -08:00
toggle.aag
Add symbols to AIGER test inputs for ABC
2019-06-07 11:05:25 -07:00
toggle.aig
Add symbols to AIGER test inputs for ABC
2019-06-07 11:05:25 -07:00
true.aag
Add symbols to AIGER test inputs for ABC
2019-06-07 11:05:25 -07:00
true.aig
Add symbols to AIGER test inputs for ABC
2019-06-07 11:05:25 -07:00