github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-08 17:41:19 +00:00
Code Issues Releases Wiki Activity
Files
abe4e9e607c2d3d19e6342b78792fce1abedd78b
YosysHQ.yosys/tests/arch/intel_alm
History
Dan Ravensloft 4d9d90079c intel_alm: add additional ABC9 timings
2020-07-23 11:57:07 +01:00
..
.gitignore
Add missing .gitignore file
2020-06-04 22:25:47 +02:00
add_sub.ys
intel_alm: add Cyclone 10 GX tests
2020-07-05 21:36:38 +02:00
adffs.ys
intel_alm: add Cyclone 10 GX tests
2020-07-05 21:36:38 +02:00
counter.ys
intel_alm: add Cyclone 10 GX tests
2020-07-05 21:36:38 +02:00
dffs.ys
intel_alm: add Cyclone 10 GX tests
2020-07-05 21:36:38 +02:00
fsm.ys
intel_alm: add Cyclone 10 GX tests
2020-07-05 21:36:38 +02:00
logic.ys
intel_alm: add Cyclone 10 GX tests
2020-07-05 21:36:38 +02:00
lutram.ys
intel_alm: add Cyclone 10 GX tests
2020-07-05 21:36:38 +02:00
mul.ys
intel_alm: DSP inference
2020-07-05 05:39:20 +02:00
mux.ys
intel_alm: add additional ABC9 timings
2020-07-23 11:57:07 +01:00
quartus_ice.ys
intel_alm: add Cyclone 10 GX tests
2020-07-05 21:36:38 +02:00
run-test.sh
synth_intel_alm: alternative synthesis for Intel FPGAs
2020-04-15 11:40:41 +02:00
shifter.ys
intel_alm: add Cyclone 10 GX tests
2020-07-05 21:36:38 +02:00
tribuf.ys
intel_alm: add Cyclone 10 GX tests
2020-07-05 21:36:38 +02:00