This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-04-30 21:50:07 +00:00
Code
Issues
Releases
Wiki
Activity
Files
ad975fb694f32edd51b4cf05f62485798e31ef1e
YosysHQ.yosys
/
frontends
/
verilog
History
Clifford Wolf
8fde05dfa5
Add "read_verilog -noassert -noassume -assert-assumes"
...
Signed-off-by: Clifford Wolf <
clifford@clifford.at
>
2018-09-24 20:51:16 +02:00
..
.gitignore
Add "make coverage"
2018-08-27 14:22:21 +02:00
const2ast.cc
Convert more log_error() to log_file_error() where possible.
2018-07-20 09:37:44 -07:00
Makefile.inc
Add "make coverage"
2018-08-27 14:22:21 +02:00
preproc.cc
Support SystemVerilog `` extension for macros
2018-05-17 00:09:56 -04:00
verilog_frontend.cc
Add "read_verilog -noassert -noassume -assert-assumes"
2018-09-24 20:51:16 +02:00
verilog_frontend.h
Add "read_verilog -noassert -noassume -assert-assumes"
2018-09-24 20:51:16 +02:00
verilog_lexer.l
Add "make coverage"
2018-08-27 14:22:21 +02:00
verilog_parser.y
Add "read_verilog -noassert -noassume -assert-assumes"
2018-09-24 20:51:16 +02:00
