This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-04-24 19:40:49 +00:00
Code
Issues
Releases
Wiki
Activity
Files
af36afe722dc35b129351af592ef340e512e0292
YosysHQ.yosys
/
frontends
/
verilog
History
whitequark
2116d9500c
Merge pull request
#2033
from boqwxp/cleanup-verilog-lexer
...
verilog: Move lexer location variables from global namespace to `VERILOG_FRONTEND` namespace.
2020-05-29 06:46:33 +00:00
..
.gitignore
Add "make coverage"
2018-08-27 14:22:21 +02:00
const2ast.cc
Replacing log_error for log_file_error due consistency
2020-03-31 12:01:29 -06:00
Makefile.inc
Add one mode dependency
2020-03-19 16:53:40 +01:00
preproc.cc
Add support for SystemVerilog-style `define to Verilog frontend
2020-03-27 16:08:26 +00:00
preproc.h
Add support for SystemVerilog-style `define to Verilog frontend
2020-03-27 16:08:26 +00:00
verilog_frontend.cc
frontend: cleanup to use more ID::*, more dict<> instead of map<>
2020-05-04 10:48:37 -07:00
verilog_frontend.h
frontend: cleanup to use more ID::*, more dict<> instead of map<>
2020-05-04 10:48:37 -07:00
verilog_lexer.l
Merge pull request
#2033
from boqwxp/cleanup-verilog-lexer
2020-05-29 06:46:33 +00:00
verilog_parser.y
verilog: move attr from simple_behav_stmt to its children to attach
2020-05-25 07:36:53 -07:00