github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-02 22:34:25 +00:00
Code Issues Releases Wiki Activity
Files
affed103e0cb4c79afadccdafebc2a0e2a1f3150
YosysHQ.yosys/backends/verilog
History
Miodrag Milanovic ff8e999a71 Split module ports, 20 per line
2021-10-09 13:40:55 +02:00
..
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
verilog_backend.cc
Split module ports, 20 per line
2021-10-09 13:40:55 +02:00