1
0
mirror of synced 2026-04-18 02:17:01 +00:00
Files
YosysHQ.yosys/backends
whitequark b025ee0aa6 cxxrtl: expose port direction in debug information.
This can be useful to distinguish e.g. a combinatorially driven wire
with type `CXXRTL_VALUE` from a module input with the same type, as
well as general introspection.
2020-09-02 17:19:11 +00:00
..
2020-06-18 23:34:52 +00:00
2020-06-18 23:34:52 +00:00
2020-08-18 19:36:24 +02:00
2020-06-18 23:34:52 +00:00
2020-06-18 23:34:52 +00:00
2020-06-18 23:34:52 +00:00
2020-08-29 20:02:35 +00:00
2020-06-18 23:34:52 +00:00
2020-06-18 23:34:52 +00:00
2020-06-18 23:34:52 +00:00
2020-08-18 19:36:24 +02:00