github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-09 15:57:45 +00:00
Code Issues Releases Wiki Activity
Files
b2fe335b2d3270a565d5b46d7a64d4c8b88800bb
YosysHQ.yosys/techlibs/gowin
History
YRabbit 3956f103a9 Gowin. Handle the WRITE_MODE. 
Process the WRITE_MODE in the GW5A series in a more concise manner.

You can check it in the same way as in
https://github.com/YosysHQ/yosys/pull/5440

Signed-off-by: YRabbit <rabbit@yrabbit.cyou>
2025-10-25 23:15:23 +01:00
..
arith_map.v
gowin: Fix X output of $alu techmap
2023-05-01 17:56:41 +02:00
brams_map_gw5a.v
Gowin. Reduce the range of flip-flop types.
2025-10-11 21:12:35 +10:00
brams_map.v
gowin: Fix SDP write enable port.
2024-01-30 17:06:59 +10:00
brams.txt
Gowin. Handle the WRITE_MODE.
2025-10-25 23:15:23 +01:00
cells_map.v
iopadmap: Add native support for negative-polarity output enable.
2021-11-09 15:40:16 +01:00
cells_sim.v
Gowin. Renaming inputs of the DCS primitive.
2025-09-20 16:22:23 +01:00
cells_xtra_gw1n.v
Gowin. Renaming inputs of the DCS primitive.
2025-09-20 16:22:23 +01:00
cells_xtra_gw2a.v
Gowin. Renaming inputs of the DCS primitive.
2025-09-20 16:22:23 +01:00
cells_xtra_gw5a.v
Gowin. Renaming inputs of the DCS primitive.
2025-09-20 16:22:23 +01:00
cells_xtra.py
Gowin. Renaming inputs of the DCS primitive.
2025-09-20 16:22:23 +01:00
lutrams_map.v
gowin: Use memory_libmap pass.
2022-05-18 17:32:56 +02:00
lutrams.txt
gowin: Use memory_libmap pass.
2022-05-18 17:32:56 +02:00
Makefile.inc
Gowin. Handle the WRITE_MODE.
2025-10-25 23:15:23 +01:00
synth_gowin.cc
Gowin. Handle the WRITE_MODE.
2025-10-25 23:15:23 +01:00