This fixes inefficient LUT RAM usage for memories with one write and two read ports (commonly used as register files).