1
0
mirror of synced 2026-01-19 09:38:22 +00:00
YosysHQ.yosys/tests/sat/initval.ys

5 lines
62 B
Plaintext

read_verilog -sv initval.v
proc;;
sat -seq 10 -prove-asserts