github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-28 04:56:37 +00:00
Code Issues Releases Wiki Activity
Files
b50de28c045e786f3140c95ab23cb2f426918093
YosysHQ.yosys/techlibs/ice40
History
Eddie Hung 10e82e103f Revert "Optimise write_xaiger"
2019-12-20 12:05:45 -08:00
..
tests
Revert "Merge pull request #1280 from YosysHQ/revert-1266-eddie/ice40_full_adder"
2019-08-12 12:06:45 -07:00
.gitignore
…
abc9_hx.box
Rename abc_* names/attributes to more precisely be abc9_*
2019-10-04 11:04:10 -07:00
abc9_hx.lut
Rename abc_* names/attributes to more precisely be abc9_*
2019-10-04 11:04:10 -07:00
abc9_lp.box
Rename abc_* names/attributes to more precisely be abc9_*
2019-10-04 11:04:10 -07:00
abc9_lp.lut
Rename abc_* names/attributes to more precisely be abc9_*
2019-10-04 11:04:10 -07:00
abc9_model.v
Rename abc_* names/attributes to more precisely be abc9_*
2019-10-04 11:04:10 -07:00
abc9_u.box
Rename abc_* names/attributes to more precisely be abc9_*
2019-10-04 11:04:10 -07:00
abc9_u.lut
Rename abc_* names/attributes to more precisely be abc9_*
2019-10-04 11:04:10 -07:00
arith_map.v
Sensitive to direct inst of $__ICE40_CARRY_WRAPPER; recreate SB_LUT4
2019-12-09 12:45:22 -08:00
brams_init.py
…
brams_map.v
…
brams.txt
…
cells_map.v
ice40_wrapcarry to really preserve attributes via -unwrap option
2019-12-09 11:48:28 -08:00
cells_sim.v
ice40: Add post-pnr ICESTORM_RAM model and fix FFs
2019-10-23 18:44:34 +01:00
dsp_map.v
…
ice40_braminit.cc
…
ice40_ffinit.cc
…
ice40_ffssr.cc
…
ice40_opt.cc
ice40_opt to restore attributes/name when unwrapping
2019-12-09 14:29:29 -08:00
latches_map.v
…
Makefile.inc
Makefile: don't assume python is called python3
2019-10-19 14:04:52 +08:00
synth_ice40.cc
Revert "Optimise write_xaiger"
2019-12-20 12:05:45 -08:00