3 lines
60 B
Plaintext
3 lines
60 B
Plaintext
read_verilog example.v
|
|
synth_sf2 -top top -edif example.edn
|
read_verilog example.v
|
|
synth_sf2 -top top -edif example.edn
|