1
0
mirror of synced 2026-02-03 15:32:58 +00:00
Files
YosysHQ.yosys/passes
Martin Povišer f8325f66b7 opt_expr: Fix 'signed X>=0' replacement for wide output ports
If the `$ge` cell we are replacing has wide output port, the upper bits
on the port should be driven to zero. That's not what a `$not` cell with
a single-bit input does. Instead opt for a `$logic_not` cell, which does
zero-pad its output.

Fixes #3867.
2023-08-01 13:50:12 +01:00
..
2022-12-21 10:41:48 +01:00
2022-01-28 23:34:41 +01:00