github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-30 21:50:07 +00:00
Code Issues Releases Wiki Activity
Files
b9b990ca2cc3e9545d08abc8ea80593ab4002ec3
YosysHQ.yosys/tests/i2c_bench/timescale.v
Clifford Wolf 7764d0ba1d initial import
2013-01-05 11:13:26 +01:00

3 lines
23 B
Verilog
Raw Blame History

`timescale 1ns / 10ps
Reference in New Issue View Git Blame Copy Permalink