This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-02-26 00:44:49 +00:00
Code
Issues
Releases
Wiki
Activity
Files
b9d73d0a8efe0f44269e29ffebc1c8a7e908cc0a
YosysHQ.yosys
/
backends
/
verilog
History
Akash Levy
ace558e90c
Simplify using module->ports, which is apparently sorted
2024-11-17 11:36:30 -08:00
..
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
verilog_backend.cc
Simplify using module->ports, which is apparently sorted
2024-11-17 11:36:30 -08:00