github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-28 04:59:20 +00:00
Code Issues Releases Wiki Activity
Files
bc51e609cbe00948cf0cae4d58ff36616ff85679
YosysHQ.yosys/frontends/ast
History
Claire Wolf b597f85b13 Merge pull request #1718 from boqwxp/precise_locations 
Closes #1717. Add more precise Verilog source location information to AST and RTLIL nodes.
2020-03-03 08:38:32 -08:00
..
ast.cc
Merge pull request #1718 from boqwxp/precise_locations
2020-03-03 08:38:32 -08:00
ast.h
Merge pull request #1718 from boqwxp/precise_locations
2020-03-03 08:38:32 -08:00
dpicall.cc
Fixed trailing whitespaces
2015-07-02 11:14:30 +02:00
genrtlil.cc
Merge pull request #1718 from boqwxp/precise_locations
2020-03-03 08:38:32 -08:00
Makefile.inc
Added Verilog/AST support for DPI functions (dpi_call() still unimplemented)
2014-08-21 12:43:51 +02:00
simplify.cc
Merge pull request #1718 from boqwxp/precise_locations
2020-03-03 08:38:32 -08:00