YosysHQ.yosys/tests/hana/test_intermout_always_ff_4_test.v

module FlipFlop(clk, cs, ns);
input clk;
input [31:0] cs;
output [31:0] ns;
integer is;

always @(posedge clk)
    is <= cs;

assign ns = is;
endmodule