github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-16 17:59:22 +00:00
Code Issues Releases Wiki Activity
Files
bf5e5429c19af5ab92c30a0c7ca99408cd1f3dde
YosysHQ.yosys/tests/hana/test_parser_constructs_module_basic1_test.v
Clifford Wolf 7764d0ba1d initial import
2013-01-05 11:13:26 +01:00

3 lines
23 B
Verilog
Raw Blame History

module test;
endmodule
Reference in New Issue View Git Blame Copy Permalink