6 lines
79 B
Verilog
6 lines
79 B
Verilog
module test(input [15:0] in, output [15:0] out);
|
|
|
|
assign out = -in;
|
|
|
|
endmodule
|