1
0
mirror of synced 2026-01-13 15:37:16 +00:00
Martin Povišer f8325f66b7 opt_expr: Fix 'signed X>=0' replacement for wide output ports
If the `$ge` cell we are replacing has wide output port, the upper bits
on the port should be driven to zero. That's not what a `$not` cell with
a single-bit input does. Instead opt for a `$logic_not` cell, which does
zero-pad its output.

Fixes #3867.
2023-08-01 13:50:12 +01:00
..
2020-04-23 15:58:36 -07:00
2020-05-01 14:07:33 -07:00
2021-08-11 13:34:10 +02:00
2021-06-11 12:06:35 +01:00
2021-08-08 01:19:22 +02:00
2022-05-18 22:48:55 +02:00
2020-07-30 18:27:04 +02:00
2020-07-30 18:27:04 +02:00
2020-07-30 18:27:04 +02:00
2022-10-07 16:04:51 +02:00
2022-10-07 16:04:51 +02:00
2020-07-30 18:27:04 +02:00
2020-05-08 11:12:58 -07:00
2020-04-23 15:58:36 -07:00
2020-04-23 15:58:36 -07:00
2020-02-03 14:57:17 +01:00
2021-08-11 13:34:10 +02:00
2020-03-16 12:43:54 -07:00
2020-07-30 18:27:04 +02:00
2020-06-09 22:48:26 +02:00
2020-07-30 18:27:04 +02:00