This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-01-25 20:06:27 +00:00
Code
Issues
Releases
Wiki
Activity
Files
bfc7164af7bf64cb2fe5d00e87bbfead841a4dc2
YosysHQ.yosys
/
backends
/
verilog
History
Clifford Wolf
023086bd46
Add $_NMUX_, add "abc -g cmos", add proper cmos cell costs
...
Signed-off-by: Clifford Wolf <
clifford@clifford.at
>
2019-08-06 04:47:55 +02:00
..
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
verilog_backend.cc
Add $_NMUX_, add "abc -g cmos", add proper cmos cell costs
2019-08-06 04:47:55 +02:00