1
0
mirror of synced 2026-04-29 21:28:23 +00:00
Files
YosysHQ.yosys/tests
Zachary Snow c18ddbcd82 verilog: impose limit on maximum expression width
Designs with unreasonably wide expressions would previously get stuck
allocating memory forever.
2021-03-04 15:20:52 -05:00
..
2019-07-16 12:44:26 -07:00
2020-09-21 15:07:02 +02:00
2020-09-21 15:07:02 +02:00
2021-01-18 17:31:22 +01:00
2020-08-07 13:21:03 +02:00
2021-02-26 12:28:58 -05:00
2020-09-21 15:07:02 +02:00