N. Engelhardt d5e2061687

Merge pull request #1811 from PeterCrozier/typedef_scope ...

Support module/package/interface/block scope for typedef names.

2020-03-30 13:55:39 +02:00

..

aiger

tests/aiger: Add missing .gitignore

2020-02-15 19:52:21 +01:00

arch

fix argument order for macOS compatibility

2020-03-18 15:11:49 +01:00

asicworld

Fix FIRRTL to Verilog process instance subfield assignment.

2019-02-25 16:18:13 -08:00

bram

…

errors

Rename the generic "Syntax error" message from the Verilog/SystemVerilog parser into unique,

2018-10-25 02:37:56 +03:00

fsm

Speed up "make test" and related cleanups

2019-08-17 14:37:07 +02:00

hana

…

liberty

Liberty file parser now accepts superfluous ;

2019-03-27 15:16:19 +01:00

lut

Forgot to commit

2019-07-16 12:44:26 -07:00

memfile

Added 'set -e' into tests/memfile/run-test.sh

2020-02-06 10:45:40 -03:00

memories

memory_dff: Fix checking of feedback mux input when more than one mux

2019-07-02 13:35:50 +01:00

opt

Merge pull request #1576 from YosysHQ/eddie/opt_merge_init

2020-02-05 14:56:26 -08:00

opt_share

Support various binary operators in opt_share

2019-08-04 19:06:38 +02:00

proc

proc_clean: fix order of switch insertion.

2019-08-19 16:44:23 +00:00

realmath

…

rpc

rpc test: make frontend listen before launching yosys & introduce safeguard if yosys errors

2020-03-06 15:29:01 +01:00

sat

Merge pull request #1638 from YosysHQ/eddie/fix1631

2020-02-05 19:31:18 +01:00

select

Do not warn on empty selection with prefixed arg_memb.

2020-03-23 17:50:11 +00:00

share

…

simple

Fix partsel expr bit width handling and add test case

2020-03-08 16:12:12 +01:00

simple_abc9

Update simple_abc9 tests

2020-02-27 10:17:29 -08:00

smv

…

sva

Fix "verific -extnets" for more complex situations

2019-03-26 14:17:46 +01:00

svinterfaces

Fix typo in tests/svinterfaces/runone.sh

2019-05-03 14:40:51 +02:00

svtypes

Support module/package/interface/block scope for typedef names.

2020-03-23 20:07:22 +00:00

techmap

techmap: Fix cell names with _TECHMAP_REPLACE_.*

2020-03-23 11:17:07 +01:00

tools

autotest.sh to define _AUTOTB when test_autotb

2019-06-28 14:56:22 -07:00

unit

Build hotfix in tests/unit/Makefile

2016-12-11 10:58:49 +01:00

various

Add support for SystemVerilog-style `define to Verilog frontend

2020-03-27 16:08:26 +00:00

vloghtb

…