This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-02-03 07:30:41 +00:00
Code
Issues
Releases
Wiki
Activity
Files
c2df5b9175fb11e054ffb8426287b82f2bb2582b
YosysHQ.yosys
/
frontends
History
Clifford Wolf
ad146c2582
Fixed small memory leak in ast simplify
2014-08-21 17:33:40 +02:00
..
ast
Fixed small memory leak in ast simplify
2014-08-21 17:33:40 +02:00
ilang
Added module->ports
2014-08-14 16:22:52 +02:00
liberty
Renamed $_INV_ cell type to $_NOT_
2014-08-15 14:11:40 +02:00
verific
Added module->uniquify()
2014-08-16 23:50:36 +02:00
verilog
Added support for DPI function with different names in C and Verilog
2014-08-21 17:22:04 +02:00
vhdl2verilog
Moved some stuff to kernel/yosys.{h,cc}, using Yosys:: namespace
2014-07-31 13:19:47 +02:00