This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-01-28 04:59:20 +00:00
Code
Issues
Releases
Wiki
Activity
Files
c3365034e9db8b6450db578daefd860276d5071f
YosysHQ.yosys
/
frontends
History
Clifford Wolf
766032c5f8
Fixed procedural assignments to non-unique lvalues, e.g. {y,y} = {a,b}
2016-05-27 17:55:03 +02:00
..
ast
Fixed procedural assignments to non-unique lvalues, e.g. {y,y} = {a,b}
2016-05-27 17:55:03 +02:00
blif
Added support for "active high" and "active low" latches in BLIF front-end
2016-04-22 18:02:55 +02:00
ilang
Added "yosys -D" feature
2016-04-21 23:28:37 +02:00
liberty
Added "yosys -D" feature
2016-04-21 23:28:37 +02:00
verific
Added "yosys -D" feature
2016-04-21 23:28:37 +02:00
verilog
Small improvements in Verilog front-end docs
2016-05-20 16:21:35 +02:00
vhdl2verilog
Added "yosys -D" feature
2016-04-21 23:28:37 +02:00