Emil J f8c027b70e

Merge pull request #5056 from secworks/blocking_assignment_gatemate_cells_sim ...

Change to blocking assignments in non-clocked process.

2025-04-23 23:13:54 +02:00

..

achronix

techlibs: fix typo in help message

2023-11-13 16:29:52 +13:00

anlogic

Fix some synth_* help messages

2024-03-18 11:33:18 +13:00

common

Make all vector-size related integer params in $print sim model signed

2025-03-25 13:08:49 +00:00

coolrunner2

Blackbox all whiteboxes after synthesis

2021-03-17 21:07:20 +00:00

easic

Fixing old e-mail addresses and deadnames

2021-06-08 00:39:36 +02:00

ecp5

Changing non clocked alway assignment to blocking.

2025-04-23 16:59:53 +02:00

efinix

Merge pull request #4285 from YosysHQ/typo_fixup

2024-04-25 09:54:48 +12:00

fabulous

Fix some synth_* help messages

2024-03-18 11:33:18 +13:00

gatemate

Change to blocking assignments in non-clocked process.

2025-04-23 17:13:37 +02:00

gowin

Gowin. Remove unnecessary modules

2025-03-28 06:34:26 +10:00

greenpak4

rtlil: represent Const strings as std::string

2024-10-14 06:28:12 +02:00

ice40

ice40_dsp: group empty wires

2025-03-16 15:11:45 +02:00

intel

Removed SystemVerilog module end label

2024-03-19 01:31:36 +01:00

intel_alm

intel_alm: drop quartus support

2024-05-03 11:32:33 +01:00

lattice

Fix some synth_* help messages

2024-03-18 11:33:18 +13:00

microchip

pmgen: Move passes out of pmgen folder

2025-01-31 15:18:28 +13:00

nanoxplore

Cleanup of synth_nanoxplore pass

2024-09-03 10:15:50 +02:00

nexus

Fix some synth_* help messages

2024-03-18 11:33:18 +13:00

quicklogic

create duplicate IOFFs if multiple output ports are connected to the same register

2025-01-31 11:28:57 +01:00

sf2

Test fixes for latest iverilog

2022-09-21 15:46:43 +02:00

xilinx

Clearer diff for the all-x corner case

2025-04-07 07:55:30 +02:00

.gitignore

pmgen: Move passes out of pmgen folder

2025-01-31 15:18:28 +13:00