This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-02-05 08:14:43 +00:00
Code
Issues
Releases
Wiki
Activity
Files
c58bb1d2e1e7ff3181c7b5d4d0a0d10d95d3b6fe
YosysHQ.yosys
/
techlibs
/
common
History
Marcelina Kościelnicka
a3528649c8
memory_dff: Remove now-useless write port handling.
2021-03-08 20:16:29 +01:00
..
.gitignore
…
abc9_map.v
…
abc9_model.v
…
abc9_unmap.v
…
adff2dff.v
Fix syntax error in adff2dff.v
2021-02-24 01:07:34 +01:00
cellhelp.py
…
cells.lib
…
cmp2lcu.v
verilog: significant block scoping improvements
2021-01-31 09:42:09 -05:00
cmp2lut.v
verilog: significant block scoping improvements
2021-01-31 09:42:09 -05:00
dff2ff.v
…
gate2lut.v
…
gen_fine_ffs.py
…
Makefile.inc
…
mul2dsp.v
verilog: significant block scoping improvements
2021-01-31 09:42:09 -05:00
pmux2mux.v
…
prep.cc
memory_dff: Remove now-useless write port handling.
2021-03-08 20:16:29 +01:00
simcells.v
…
simlib.v
Fix some trivial typos.
2021-01-03 23:52:59 -08:00
synth.cc
…
techmap.v
…