github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-12 19:27:12 +00:00
Code Issues Releases Wiki Activity
Files
c5dbb1aa28f5fb10ebbc0696545ede6fa76ce20b
YosysHQ.yosys/frontends/vhdl2verilog/Makefile.inc
Clifford Wolf 0a60f95224 Added vhdl2verilog
2014-02-21 18:59:49 +01:00

2 lines
46 B
Makefile
Raw Blame History

OBJS += frontends/vhdl2verilog/vhdl2verilog.o
Reference in New Issue View Git Blame Copy Permalink