github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-04-15 17:50:00 +00:00
Code Issues Releases Wiki Activity
Files
c76607b9bcb2d90fce81ff71e37cc05d21facde4
YosysHQ.yosys/backends/verilog
History
Clifford Wolf 9112850800 Merge pull request #1172 from whitequark/write_verilog-Sa-as-qmark 
write_verilog: write RTLIL::Sa aka - as Verilog ?
2019-07-11 07:25:52 +02:00
..
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
verilog_backend.cc
Merge pull request #1172 from whitequark/write_verilog-Sa-as-qmark
2019-07-11 07:25:52 +02:00