This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-04-19 10:50:08 +00:00
Code
Issues
Releases
Wiki
Activity
Files
c79fbfe0a130f1a2979413174c3e5688433bafe3
YosysHQ.yosys
/
frontends
/
ast
History
Zachary Snow
c79fbfe0a1
mem2reg: tolerate out of bounds constant accesses
...
This brings the mem2reg behavior in line with the nomem2reg behavior.
2021-06-08 15:02:57 -04:00
..
ast.cc
sv: support tasks and functions within packages
2021-06-01 13:17:41 -04:00
ast.h
verilog: fix case expression sign and width handling
2021-05-25 16:16:46 -04:00
dpicall.cc
dpi: Support for chandle type
2021-01-23 22:24:31 +00:00
genrtlil.cc
verilog: fix case expression sign and width handling
2021-05-25 16:16:46 -04:00
Makefile.inc
Added Verilog/AST support for DPI functions (dpi_call() still unimplemented)
2014-08-21 12:43:51 +02:00
simplify.cc
mem2reg: tolerate out of bounds constant accesses
2021-06-08 15:02:57 -04:00