Miodrag Milanović c7e6275d0d

Merge pull request #5045 from danderson/push-nwpulrqymkqp ...

techlibs/lattice: add missing clock muxes to ECP5 block ram blackboxes

2025-08-25 15:28:34 +02:00

..

achronix

techlibs: fix typo in help message

2023-11-13 16:29:52 +13:00

anlogic

Fix some synth_* help messages

2024-03-18 11:33:18 +13:00

common

Drop experimental label off synth -hieropt

2025-07-17 12:02:44 +02:00

coolrunner2

Blackbox all whiteboxes after synthesis

2021-03-17 21:07:20 +00:00

easic

Fixing old e-mail addresses and deadnames

2021-06-08 00:39:36 +02:00

ecp5

Changing non clocked alway assignment to blocking.

2025-04-23 16:59:53 +02:00

efinix

Merge pull request #4285 from YosysHQ/typo_fixup

2024-04-25 09:54:48 +12:00

fabulous

Fix some synth_* help messages

2024-03-18 11:33:18 +13:00

gatemate

gatemate: Set unused BRAM inputs to 'bx

2025-04-28 14:42:16 +02:00

gowin

Gowin. BUGFIX. Fix multi-line descriptions.

2025-07-02 12:39:18 +10:00

greenpak4

Change to use blocking assignments in non-clocked processes.

2025-04-23 17:21:32 +02:00

ice40

ice40_dsp: add unextend_unsigned function

2025-04-11 19:41:35 +03:00

intel

Removed SystemVerilog module end label

2024-03-19 01:31:36 +01:00

intel_alm

intel_alm: drop quartus support

2024-05-03 11:32:33 +01:00

lattice

techlibs/lattice: add missing clock muxes to ECP5 block ram blackboxes

2025-04-21 11:57:49 -07:00

microchip

pmgen: Move passes out of pmgen folder

2025-01-31 15:18:28 +13:00

nanoxplore

Cleanup of synth_nanoxplore pass

2024-09-03 10:15:50 +02:00

nexus

Fix some synth_* help messages

2024-03-18 11:33:18 +13:00

quicklogic

create duplicate IOFFs if multiple output ports are connected to the same register

2025-01-31 11:28:57 +01:00

sf2

Test fixes for latest iverilog

2022-09-21 15:46:43 +02:00

xilinx

Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files.

2025-07-22 10:38:38 +00:00

.gitignore

pmgen: Move passes out of pmgen folder

2025-01-31 15:18:28 +13:00