github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-04 23:27:07 +00:00
Code Issues Releases Wiki Activity
Files
c91cb735620537c9f573be52cefe6267d0a9cfd8
YosysHQ.yosys/backends/verilog
History
whitequark 628437b01c verilog_backend: dump attributes on SwitchRule. 
This appears to be an omission.
2019-07-08 15:11:29 +00:00
..
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
verilog_backend.cc
verilog_backend: dump attributes on SwitchRule.
2019-07-08 15:11:29 +00:00