This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-05-03 06:40:15 +00:00
Code
Issues
Releases
Wiki
Activity
Files
ca53ef50982d84917a4f6d293dd0d07805bb8eb6
YosysHQ.yosys
/
frontends
/
verilog
History
Clifford Wolf
7d7e068dd1
Added a warning note about error reporting to read_verilog help message
2014-02-16 20:20:25 +01:00
..
.gitignore
added .gitignore files
2013-01-05 11:19:11 +01:00
const2ast.cc
Fixed handling of unsized constants in verilog frontend
2014-01-24 15:05:24 +01:00
lexer.l
Added Verilog parser support for asserts
2014-01-19 04:18:22 +01:00
Makefile.inc
Various improvements in support for generate statements
2013-12-04 21:06:54 +01:00
parser.y
Added support for functions returning integer
2014-02-12 23:29:54 +01:00
preproc.cc
Fixed parsing of verilog macros at end of line
2014-01-18 19:22:20 +01:00
verilog_frontend.cc
Added a warning note about error reporting to read_verilog help message
2014-02-16 20:20:25 +01:00
verilog_frontend.h
Enable {* .. *} feature per default (removes dependency to REJECT feature in flex)
2013-11-22 12:46:02 +01:00