YosysHQ.yosys/tests/sat/sizebits.ys at ca8ef92a82897b71c3dbc13ab5ff0cbd28339689 - YosysHQ.yosys - Berget Git Service

github.com/YosysHQ.yosys

mirror of synced 2026-04-14 09:19:24 +00:00

Files

Clifford Wolf dbfd8460a9 Allow $size and $bits in verilog mode, actually check test case

2017-09-29 11:56:43 +02:00

3 lines

62 B

Plaintext

Raw Blame History

	`read_verilog -sv sizebits.sv`
	`prep; sat -verify -prove-asserts`