This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-02-06 00:34:43 +00:00
Code
Issues
Releases
Wiki
Activity
Files
cd9407404a7bf3a5b8735af00c8f13ff97ac1495
YosysHQ.yosys
/
frontends
History
Clifford Wolf
e6d33513a5
Added module->design and cell->module, wire->module pointers
2014-07-31 14:11:39 +02:00
..
ast
Added module->design and cell->module, wire->module pointers
2014-07-31 14:11:39 +02:00
ilang
Added module->design and cell->module, wire->module pointers
2014-07-31 14:11:39 +02:00
liberty
Added module->design and cell->module, wire->module pointers
2014-07-31 14:11:39 +02:00
verific
Added module->design and cell->module, wire->module pointers
2014-07-31 14:11:39 +02:00
verilog
Moved some stuff to kernel/yosys.{h,cc}, using Yosys:: namespace
2014-07-31 13:19:47 +02:00
vhdl2verilog
Moved some stuff to kernel/yosys.{h,cc}, using Yosys:: namespace
2014-07-31 13:19:47 +02:00