This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-01-22 10:41:43 +00:00
Code
Issues
Releases
Wiki
Activity
YosysHQ.yosys
/
techlibs
/
gowin
History
Pepijn de Vos
8ab412eb16
Remove dff init altogether
...
The hardware does not actually support it. In reality it is always initialised to its reset value.
2019-11-19 15:53:44 +01:00
..
arith_map.v
use ADDSUB ALU mode to remove inverters
2019-10-21 12:00:27 +02:00
bram.txt
add 32-bit BRAM and byte-enables
2019-10-28 10:33:27 +01:00
brams_init3.vh
GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow
2019-04-12 23:40:02 -05:00
brams_init.py
support bram initialisation
2019-09-05 17:25:51 +02:00
brams_map.v
add 32-bit BRAM and byte-enables
2019-10-28 10:33:27 +01:00
cells_map.v
Remove dff init altogether
2019-11-19 15:53:44 +01:00
cells_sim.v
add IOBUF
2019-10-28 15:33:05 +01:00
determine_init.cc
Fix formatting for msys2 mingw build using GetSize
2019-08-01 17:27:34 +02:00
dram.txt
GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow
2019-04-12 23:40:02 -05:00
drams_map.v
GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow
2019-04-12 23:40:02 -05:00
Makefile.inc
support bram initialisation
2019-09-05 17:25:51 +02:00
synth_gowin.cc
Remove dff init altogether
2019-11-19 15:53:44 +01:00