YosysHQ.yosys/tests/sat/initval.ys at d01e34136ecfecc3f155d3fe7c74e07346ecae4e - YosysHQ.yosys - Berget Git Service

github.com/YosysHQ.yosys

mirror of synced 2026-02-01 14:42:19 +00:00

Files

Clifford Wolf 3b52121d32 now ignore init attributes on non-register wires in sat command

2014-07-05 11:18:38 +02:00

5 lines

62 B

Plaintext

Raw Blame History

 read_verilog -sv initval.v
 proc;;
 sat -seq 10 -prove-asserts