YosysHQ.yosys/backends/verilog at d06258f74f724ea3ed26ec9341dd64a51e320ccf - YosysHQ.yosys - Berget Git Service

github.com/YosysHQ.yosys

mirror of synced 2026-05-03 23:00:15 +00:00

Files

History

Clifford Wolf 369bf81a70 Added support for non-const === and !== (for miter circuits)

2013-12-27 14:20:15 +01:00

..

Makefile.inc

initial import

2013-01-05 11:13:26 +01:00

verilog_backend.cc

Added support for non-const === and !== (for miter circuits)

2013-12-27 14:20:15 +01:00

verilog_backend.h

initial import

2013-01-05 11:13:26 +01:00