1
0
mirror of synced 2026-01-23 02:58:29 +00:00
David Lanzendörfer d1b767ea8b Adding missing to Gowin tech files
Without OSER4_MEM, IDES4_MEM and DQS the synthesis of my Rocket Chip
design for my Sipeed Tang FPGA fails.
2024-08-18 19:38:31 +01:00
..
2024-03-18 11:33:18 +13:00
2024-03-18 11:33:18 +13:00
2024-03-18 11:33:18 +13:00
2024-08-18 19:38:31 +01:00
2024-03-18 11:33:18 +13:00
2024-05-03 11:32:33 +01:00
2024-03-18 11:33:18 +13:00
2024-03-18 11:33:18 +13:00
2022-09-21 15:46:43 +02:00
2023-08-12 11:59:39 +10:00